

DediProg

4F., No.7, Ln. 143, Xinming Rd., Neihu Dist., Taipei City 114, Taiwan

EM100

Serial Flash Emulator

Specification

**Simply the best solution to develop code
on SPI Flash memories**

- *Emulate all the market Serial Flash*
- *Designed to support the future Serial Flash evolution:
1.8-3.6V, up to 75MHz, 512Kb to 128Mb*
- *The Highest Code download performances: less than 4 seconds for code
update whatever the density selected*
- *Display and Edit memory content evolution*
- *Debug functions: SPI Protocol analyzer, SPI HyperTerminal,
Memory status.*
- *Work with the Serial Flash soldered on board*



Table of content:

I. GENERAL INFORMATION.....	3
A. Introduction.....	3
B. Accelerates embedded software development.....	3
C. Powerful debugging features	4
D. Flexible	4
II. SPI Flash Emulator Main features.....	5
A. EM100 main features.....	5
III. Hardware	6
A. EM100 pins assignment.....	6
B. Performances.....	7
C. Delivery content	10

Important notice:

This document is provided as is and must not be disclosed without consent of DediProg. However, no responsibility is assumed for errors that might appear.

DediProg reserves the right to make any changes to the product and/or the specification at any time without notice. No part of this document may be copied or reproduced in any form or by any means without prior written consent of DediProg.

I. GENERAL INFORMATION

A. Introduction

The EM100 is a DediProg Serial Flash Emulator based on RAM memory in order to offer the best update performances. This advanced tool has been designed in close cooperation with the Serial Flash suppliers to emulate the behavior of all the market Serial Flash including the next generation Serial Flash.


The EM100 will reduce your development time thanks to its RAM base memory and powerful debugging features.

“Minutes become seconds for code update”
“SPI bus and application debugger features”

- User can select any market SPI Flash in one Click
- User can update code in less than 4 seconds whatever the densities selected when a standard Serial flash memory would need more than one or two minutes for erasing and programming.
- User can monitor all the SPI bus communication thanks to our SPI Trace function (like a logic analyzer).
- Application firmware can send debug information through the SPI to be displayed on the Host PC for easy debugging.
- Flash emulator is transparent and straightforward for your application controller.

B. Accelerates embedded software development

EM100 provides high speed links from host to target via USB 2.0 interface allowing code download and debug to begin just few seconds after compile is complete. The whole process can be automated and executed with a single command. EM100 completely eliminates the delays in Erasing and programming memories or loading code to target memory. Time saved means better quality firmware and projects finished on-time.




C. Powerful debugging features

EM100 improves debugger performance:

- With the SPI Protocol Analyzer allowing monitoring all the SPI bus communication
- With the SPI Hyper Terminal interface allowing to display on the host PC any debug messages coming from the controller Firmware through the SPI bus

« Debug easily your application code »



D. Flexible

Connects to any target hardware

EM100 provides the widest range of target SPI Flash connectivity from DIP to the SMT footprints.

- Connectors footprint compatible with DIP, SO8N, SO8W, SO16W, MLP5*6 (WSON) and MLP6*8(WSON) packages.
- Cable adaptors for 2.54mm pitch pin headers with SPI Flash or ISP pin outs
- Cable adaptors for 1.27mm pitch pin headers
- Engineering sockets footprint compatible with SO8 and SO16 sockets to replace the SPI Flash memories with SPI Flash Emulator and vice versa easily.

See “*EM100 Hardware connection.pdf*” for more detailed information

II. SPI Flash Emulator Main features

A. EM100 main features

General information:

- ✓ USB powered
- ✓ Palm size
- ✓ Windows XP/ Vista / window 7 compatible
- ✓ Intel-Hex, Motorola S-record and binary input file format supported

Memory Emulation:

- ✓ Emulate **all the market Serial Flash** (suppliers, families, densities and future road map serial Flash). Memory part number to be selected by user on the software list.
- ✓ **Densities:** from 512Kb to 128Mb SPI Flash
- ✓ **Frequency:** from DC to 75MHz (chipset and application dependant)
- ✓ **I/O:** Unidirectional SPI input and output
- ✓ **Transparency:** Small add-in capacitance to the application SPI bus
- ✓ **Pins option:** Support Wp, Hold and Reset features (when supported by the target Serial flash)
- ✓ **Memory Power:** 3.3V, 3V, 2.5V, 1.8V
- ✓ **Vcc monitoring** for Power On Reset and I/O level auto set.
- ✓ **Instructions:** Support standard market Serial flash instructions and features.

Output signals:

- ✓ **Reset Output:** used to synchronize the emulator start with the application boot by resetting the application system.

SPI Trace Window

When the SPI *Trace* feature is started, the EM100 monitors the application SPI bus and display all the SPI bus communication in the SPI Trace window. The SPI information can then be displayed in Hexadecimal (03h, 0Bh, 02h..) or translated in SPI Flash command (Normal Read, Fast Read, Page Programming...).

SPI information will be tagged with timing information so that engineers can use it for development with boot time constraints.

In case of buffer overflow due to application high SPI throughput or slow Host PC, the user will be noticed with some Stars inserted "*****".

SPI Hyper Terminal Window

The *SPI Hyper Terminal* window displays Virtual messages coming from the application controller through the SPI bus. Application firmware can send checkpoints, ASCII debugging messages, application information such as look-up table, variable value, timing etc.. by using specific protocol through the SPI Bus even during boot from the emulated memory. The SPI Hyper Terminal offers a powerful and flexible method to debug the application in development as each engineer can customize the information sent to PC Host according to his own needs.

The target system controller must include a small portion of code for handling the process of outgoing messages on the SPI bus. Please, contact us to access the SPI Hyper Terminal specification and source code.

III. Hardware

A. EM100 pins assignment

The EM100 has two 2.54mm pitch males connectors of:

- 2*2 for the Reset and Trig signals
- 2*10 for the Emulation signals

Tab 1: EM100 pins assignments

3	1	19	17	15	13	11	9	7	5	3	1
GND	GND	GND	CTRL	CTRL	CTRL	3.3V	GND	WPI	MISO	CS1	CTRL
Trig	Reset	CTRL	CTRL	3.3V	NC	CTRL	MOSI	CLK	Hold1	Vcc	CTRL
4	2	20	18	16	14	12	10	8	6	4	2

- The signals 3 to 10 (blue) are use for the SPI Flash 1 and are pin out compatible with the standard SPI pin out.
- The others signals are planned for future options.

The signals WP1, CS1, CLK, MISO, MOSI and Hold1 are configured in High Impedance when the emulation is stopped to stay transparent for the application.

The Hold signals can also be driven low to disable the SPI Flash soldered on the board.

Vcc signal has to be connected to the application Serial flash power as EM100 is monitoring the power level in order to enable or disable the SPI outputs.

- If $V_{cc} > POR$ then SPI output are enabled
- If $V_{cc} < POR$ then SPI outputs are switched in High impedance to not damage the application controller.

B. Performances

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the EM100. The parameters in the DC and AC Characteristic tables that follow are derived from tests performed on samples only.

Tab 2: Operating conditions

Symbol	Parameters	Min	Max	Unit
USB_Vcc	Vcc supplied to EM100	4.8	5.2	V
I_USB	Current supplied by USB	500		mA
Vcc	Application Vcc to memory	2.7	3.6	V
Ta	Ambient temperature	+5	45	C

Tab 3: Endurance

Symbol	Parameters	Min	Max
Cycles	Memory Code update		Unlimited

Tab 4: AC measurement conditions

Symbol	Parameters	Min	Max	Unit
Cl	Load capacitance on SPI bus		15	pF
	Input timing reference voltages	0.3Vcc to 0.7Vcc		V
	Output timing reference voltages	Vcc/2		V

Tab 5: Capacitance

Symbol	Parameters	Min	Max	Unit
Cout	Output Capacitance without cable		8	pF
Cin	Input capacitance without cable		8	pF

Cable capacitance must be added to calculate the total capacitance.

In application, the total SPI bus capacitance will be the sum of the EM100, cable and application capacitance.


Tab 6: DC Characteristics

Symbol	Parameters	Min	Max	Unit
Icc	Operating current on memory Vcc		5	mA
Vil	Input low voltage	-0.5	0.3Vcc	V
Vih	Input high voltage	0.7Vcc	Vcc+0.4	V
Vol	Output low voltage (Iol=2mA)		0.4	V
Voh	Output High Voltage (Ioh=2mA)	Vcc-0.4		V

Tab 7: AC Characteristics

Symbol	Parameters	Min	Max	Unit
Fc1*	All operations except Read => Chipset latch data on Clock falling edge	DC	75	MHz
Fc2*	All operations except Read => Chipset latch data on Clock rising edge	DC	40	MHz
Fr1*	Normal Read => Chipset latch data on Clock falling or rising edge	DC	40	MHz
Tclch	Clock rise time (peak to peak)	0.1		V/ns
Tchl	Clock fall time (peak to peak)	0.1		V/ns
Tshsl	Deselect time	200		ns
Tshqz	Output disable time	10		ns
Tclqx	Output hold time (Cl=15pF)	4ns		
Tclqv	Clock low to output valid (Cl=15pF)		10	ns
Tpp	Page Programming time		600	us
Tse	Sector Erasing time		3	ms
Tce	Chip Erasing time		90	ms/Mb

Fig 1: SPI Waveform



* The real maximum frequency in the application could be different from the one measured during our samples test. Actually, the maximum frequency will depend of two majors parameters which are application dependant:

1) **The total SPI bus Capacitance:**

- Application capacitance (Controller IO, SPI layout..)
- EM100 capacitance
- Cable capacitance (length dependant)

From this total SPI bus capacitance will depend the Data out valid time (Tclqv).

2) The controller Data In latch time:

To stay compatible with the market SPI flash, the EM100 switches the data out in the SPI bus after the clock falling edge.

- If the **controller reads the Data on the next rising edge** of the clock, the data needs to be valid before half a period of the clock ($T/2$) with a controller data setup time.


So maximum Frequency = $1 / ((T_{clqV} + \text{controller data setup time}) * 2)$

- If the **controller reads the Data on the next falling edge** of the clock, the data needs to be valid before a period of the clock (T) with a controller data setup time.


So maximum Frequency = $1 / (T_{clqV} + \text{controller data setup time})$

Fig 2: Frequency versus Controller Data Latch time

Read on Clock Rising edge



Read on Clock Falling edge



With the same EM100 Data out Valid time (T_{clqV}), application can use higher frequencies when chipset latch the data on the next falling edge of the clock. Lot of chipset latches the data between the clock rising edge and falling edge. The EM100 specification maximum frequencies are given for a chipset latching the data on the clock falling edge and for a SPI bus capacitance equal to our measurement conditions (15pF max).

Due to the total capacitance added, some application will have to reduce the SPI clock frequency or increase their chipset output buffer current capability in order to fit the SPI timing.

Please contact us for more information on your chipset capability.

If you are chipset supplier, we invite you to contact DediProg to you're your chipset capability and provide an efficient service to your customers. support@dediprogram.com

C. Delivery content

Tab 8: Content description

Item	Product	Numb	Description
1	EM100	1	SPI Flash Emulator main unit
2	USB Cable	1	Connect EM100 to the Host PC
3	2.54mm 2x10 to 2.54mm 2x5 cable	1	Connect the EM100 to the target application with 2.54mm pin header SPI Flash pin out compatible
4	1.27mm 2x4 to 1.27mm 2x4 cable	1	Connect the EM100 to the target application 1.27mm SMT connector (from Item 6 to item 9)
5	1.27mm 2x8 to 1.27mm 2x8 cable	1	Connect the EM100 to the target application 1.27mm SMT connector (from Item 6 to item 10)
6	2.54mm 2x10 to 1.27mm 2x4 connection adaptor	1	Connection adaptor from 2.54mm to 1.27mm pitch (From EM100 to Item 4 or 5 in application)
7	EM100 Split Cable	1	Connect the EM100 to the target application with 2.54mm pin header but no standard pin out
8	EM100 DIP Cable	1	Connect the EM100 to the target application using DIP engineering socket
9	1.27mm 2x4 SMT male header	2	Soldered in place of the application SPI Flash (Footprint compatible with SO8N & SO8W)
10	1.27mm 2x8 SMT male Header	2	Soldered in place of the application SPI Flash (Footprint compatible with SO16)
11	15cm single wire with Dupond header	1	Can be used with Grabber Clip (item 14) to force the Hold pin low of the on board Serial Flash
12	EM100 Reference Flash Adaptor (SO8W)	1	Can be used to test the boot from a real Serial Flash
13	EM100 Reference Flash Adaptor (SO16W)	1	Can be used to test the boot from a real Serial Flash
14	Grabber Clip	1	Can be used with item 11
15	CD ROM	1	EM100 software and relative documentation



Fig 4. EM100 description



F. Reset signal

The Reset signal can be connected to the application system reset to synchronize the application with the emulator.

- When emulation is stopped, the reset signal is driven low to reset the system.
- When emulation is started, the reset signal is switched in high impedance (pull-up resistor is needed in the application reset circuit) or driven high according to the reset output setting.

User can then download new code release in the EM100 and start automatically the application for new trials.

Warning: Reset signals must only be connected to Reset circuit with open drain and not with push pull to avoid any conflict.

H. Application Power monitoring

EM100 continuously checks for the presence of the voltage supplied by the target board to the device under emulation (Vcc pin), and indicates on the user interface (in the status bar) when no voltage is detected. In this case, an error message is issued in the user interface, emulation is stopped and SPI output switched in High impedance to protect the target application.